



ZXEvolution rev.C
TOP SIDE

Version: 27 May 2012

UMPERS

- J1 – Enable IDE hard reset;
 - J2 – Enable composite sync to VGA;
 - J3 – Enable +5V to VGA;
 - J4 – Enable +12V to ZXBUS slots;
 - J5 – Enable external clock to ATMEGA;
 - J6 – Soft reset button;
 - J7 – Enable HLT to IP on FDC1793;
 - J8 – NMI button;
 - J9 – Hard reset button.

CONNECTORS FOR DOWNLOAD

RMWARE

X4 – FPGA JTAG for EP1K50QC208.
Compatible with ByteBlasterMV (Altera specification)

X5 – AVR ISP for ATMega128.
Compatible with ByteBlasterMV (Altera
specification).

(specification).

ATX14 – AVR JTAG for ATMega128.
Compatible with AVR JTAG ICE (Atmel specification).

